Attorney Docket No.: FIS920030352US1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re PATENT APPLICATION Of:

Tien-Jen Cheng et al.

Appln. No.: 10/707,892 | Art Unit: 2815

Filed: January 21, 2004 Examiner: M. C. Landau

For: DEVICE WITH PROBABLE AREA

ARRAY PADS

DECLARATION UNDER 37 C.F.R. §1.131

Mail Stop **AMENDMENT** Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

We, Tien-Jen Cheng, David E. Eichstadt, Jonathan H. Griffith, Sarah H. Kniekerbocker, Samuel R. McKnight, Kamalesh K Srivastava, Kevin S. Petrarea, and Roger A. Quon, inventors for the invention claimed in the above referenced patent application, declare as follows:

Sometime prior to September 18, 2003, we conceived area array pads (hereinafter "Pads") that, when included on a device, such as a semiconductor device and/or structure, may be used for test probing the device;

Attached hereto and marked Exhibit A, is a copy of a presentation explaining our Pads, formation of the Pads, and test results of the Pads, all dates having been redacted therefrom, providing evidence of conception and reduction to practice:

As evidenced in pages 3 and 4 - 6 of Exhibit A, our Pads included:

- a terminal metal layer disposed on a passivating layer;
- a diffusion barrier layer on said terminal metal layer;
- a conducting layer pad on said diffusion barrier;
- a hard test barrier layer on, and enclosing (see page 6 of Exhibit A), said conducting layer pad, wherein said hard test barrier layer extends along the sides of said conducting layer pad and said conducting layer pad is completely enclosed by said diffusion barrier layer and said hard test barrier layer; and

a plate passivating layer on said hard test barrier layer;

Sometime prior to September 18, 2003, we reduced our invention to practice as evidenced in pages 8 - 10 of Exhibit A;

All acts, including conception and reduction to practice, occurred in the United States;

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and

We further declare that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Laurenten Tien Lee Chang
Inventor: Tien-Jen Cheng
Signature: The Cheng Date: 10/26/2007
Residence: 75 Hickory Lane, Bedford, New York 10506 Citizenship: US
Post Office Address: Same as Residence
Inventor: David E. Eichstadt
Signature: Date:
Residence: 344 Graceland Ave, Des Plaines, Illinois, 60016 Citizenship: USA
Post Office Address: Same as residence
Inventor: Jonathan H. Griffith $\sqrt{1/1}$
Signature: , Jonatha // (f) Date: 10/24/200
Residence: 8 Budd Lane, Lagrangeville, New York 12540 Citizenship: USA
Post Office Address: Same as residence.
Inventor: Sarah H. Kniekerbocker
Signature: Jarah H. Kmckerberher Date: 16/26/67
Residence: 208 Creamery Rd., Hopewell Junction, New York 12533 Citizenship: USA
Post Office Address: Same as residence.

Declaration Under 37 C.F.R. §1.131

Inventor:	Samuel R	t. McKnight
Signature:	· · ·	Date:
	nce: 1 ship: U	12 Bruynswick Rd., New Paltz, New York, 12561 SA
Post Office Ad	dress: S	ame as residence
Inventor:	Kevin S.	Petrarea
Signature:		Date:
Resider Citizen		8 Laurie Lane, Newburgh, New York, 12550 SA
Post Office Ad	dress: S	ame as residence
Inventor:	Kamales	h K Srivastava
Signature: _	Camo	fesh K. Snyarlara Date: 10,26.07
Resider		19 Sheafe Rd., Wappingers Falls, New York 12590
Post Office	Address:	Same as residence
Inventor:	Roger A	. Quon
Signature:		Date:
	nce: 1 ship: U	5 Rockefeller Lane, Rhinebeck, New York 12572 JS
Post Office Ac	ldress: Sa	ime as Residence



Detailed Erubodinent

Disclosure F

Problem Statement:

No Technology or Method exists for testing device performance on area-array, non-compliant metallurgies.

- Testing device performance directly on C4s is common practice, but is destructive
- Testing device performance on FBEOL via metallurgies is possible, but is also disruptive to bumping processes

Proposal

metallurgies which also serve as a C4 ball-limiting metallurgy for bumping A Means and Method for testing device performance on non-compliant after test.




R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith Silicon Interconnect Advanced Process Technology

R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith

Silicon Interconnect Advanced Process Technology

Page 2 of 10

essential elements of a bump metallurgy for test



bump metallurgy tested!

R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith Silicon Interconnect Advanced Process Technology

Polyimide


BLM

V Oxide

9

Disclosure FI

Process Flow: Preferred Embodiment



structures

seed metals commonly terminating in coppets
 barrier and/or adhesion metallurgy

 e.g. TiW, Ti, Ta, TaN, and so on.

 substrate

 patterned resist selectively blocking seed metal
 copper pad

 5. copper pad

5

block out mask

selective seed etch

ന



R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith Silicon Interconnect Advanced Process Technology

Page 4 of 10

 \sim i

R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith Silicon Interconnect Advanced Process Technology

Disclosure F

 ∞

Process Flow:

structures

8. Sub-etch the diffusion barrier to form the final

o. Sub-etch the universal painter to roun the first set metallurgy.

While this method of constructing the test signal of sonstructing the test structure by other could clearly construct the test structure by other plating and metal evaporation. These techniques of are also encompassed in the spirit of this embodiment.

R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith Silicon Interconnect Advanced Process Technology

Microelectronics Division

*[:]\!\technology

Sub-etch diffusion barrier

16.



Invention and Advantages:

Enables MD Foundry

- Capability for wafer-level test prior to bumping offers customers more options for bumping and assembly
- Area-Array Testing on C4 UBM allow MD to track and optimize yields for Foundry Customers

Enhances Test Capability

- Improved signals for measurements as contact resistance between probe and non-compliant metallurgy is LOWER than typical.
 - Less force required to make good electrical contact ENABLES Multi-Die Testing from a force perspective
 - Less clean and prep work required REDUCES test cycles.

Enable Test Ability for Fine Pitch Designs

Testing on Pads precludes Deformation and Bulging of solder



R. Quon, S. McKnight, T. Cheng, D. Eichstadt, S.Knickerbocker, K. Srivastava, K. Petrarca, J. Griffith Silicon Interconnect Advanced Process Technology

C4 Plating BLM Layer Measurements

ASG FIB Analysis Electron Image

85nm

lon Image

February C4 Plating 0x

0x REFLOWS

WD Exp 16.9.3

E Bourn Spot 10 0 kV 3 0 C4Plate_SPMS508_Capture Pad.PRZ

C4 Plating BLM Layer Measurements

FIB Analysis

ASG

lon Image Electron Image spms507 C4 Plating 3x oating

3x REFLOWS


C4Plate_SPMS508_Capture Pad.PRZ

C4 Plating BLM Layer Measurements

FIB Analysis ASG

Electron Image

lon Image



6x REFLOWS

C4Plate_SPMS508_Capture Pad.PRZ

FIS920030352US1 Serial No. 10/707,892

Inventor: Samuel l	R. McKnight		
Signature:	Date:		
	12 Bruynswick Rd., New Paltz, New York, 12561 JSA		
Post Office Address: S	Same as residence		
Inventor: Kevin 9	Petrarca Date: 16/24/07		
	8 Laurie Lane, Newburgh, New York, 12550 JSA		
Post Office Address: S	Same as residence		
Inventor: Kamales	sh K Srivastava		
Signature:	Date:		
	319 Sheafe Rd., Wappingers Falls, New York 12590 USA		
Post Office Address	: Same as residence		
Inventor: Roger A	Date: 10/24/07		
Residence:	15 Rockefeller Lane, Rhinebeck, New York 12572 Canada		
Post Office Address: Same as Residence			

Declaration Under 37 C.F.R. §1.131

FIS920030352US1 Serial No. 10/707,892

Inventor: Samuel R. McKnight
Signature: Samuel R. Me Kright Date: 11/6/07
Residence: 112 Bruynswick Rd., New Paltz, New York, 12561 Citizenship: USA
Post Office Address: Same as residence
Inventor: Kevin S. Petrarca
Signature: Date:
Residence: 28 Laurie Lane, Newburgh, New York, 12550 Citizenship: USA
Post Office Address: Same as residence
Inventor: Kamalesh K Srivastava
Signature: Date:
Residence: 319 Sheafe Rd., Wappingers Falls, New York 12590 Citizenship: USA
Post Office Address: Same as residence
Inventor: Roger A. Quon
Signature:Date:
Residence: 15 Rockefeller Lane, Rhinebeck, New York 12572 Citizenship: Canada
Post Office Address: Same as Residence

10/23/2007 09:25

8476995548

KESTER

PAGE 05/16

Declaration Under 37 C.F.R. §1.131

FIS920030352US1 Serial No. 10/707,892

Inventor: Tien-Je	n Cheng			
Signature:	Date:			
Residence: 75 Hickory Lane, Bedford, New York 10506 Citizenship: US				
Post Office Address:	Same as Residence			
Inventor: David Signature: David	E. Eichstadt Date: 10/22/07			
Residence: Citizenship:	344 Graceland Ave, Des Plaines, Illinois, 60016 USA			
Post Office Address:	Same as residence			
Inventor: Jonath	an H. Griffith			
Signature:	Date:			
Residence: Citizenship:	8 Budd Lanc, Lagrangeville, New York 12540 USA			
Post Office Address:	Same as residence.			
Inventor: Sara	sh H. Knickerbocker			
Signature:	Date:			
Residence: Citizenship:	208 Creamery Rd., Hopewell Junction, New York 12533 USA			
Post Office Address:	Same as residence.			